Testbenches
are automatically generated from a CSL specification. The RTL testbench
is used to apply the stimulus vectors, compare the expected
architectural state against the DUT architectural state, and compare
the expected vectors and DUT output vectors.